Vlsi based self healing solution for fault tolerant digital circuits

  • strict warning: Non-static method view::load() should not be called statically in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/views.module on line 906.
  • strict warning: Declaration of views_handler_argument::init() should be compatible with views_handler::init(&$view, $options) in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/handlers/views_handler_argument.inc on line 744.
  • strict warning: Declaration of views_handler_filter::options_validate() should be compatible with views_handler::options_validate($form, &$form_state) in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/handlers/views_handler_filter.inc on line 607.
  • strict warning: Declaration of views_handler_filter::options_submit() should be compatible with views_handler::options_submit($form, &$form_state) in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/handlers/views_handler_filter.inc on line 607.
  • strict warning: Declaration of views_handler_filter_boolean_operator::value_validate() should be compatible with views_handler_filter::value_validate($form, &$form_state) in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/handlers/views_handler_filter_boolean_operator.inc on line 159.
  • strict warning: Non-static method view::load() should not be called statically in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/views.module on line 906.
  • strict warning: Non-static method view::load() should not be called statically in /home4/vibu/public_html/journalijdr.com/sites/all/modules/views/views.module on line 906.
Author: 
Meyyappan, S. and Alamelumangai, V.
Abstract: 

The paper endeavours to unveil a design strategy to retain the true nature of the output in the event of occurrence of faults at the interconnect level of cascaded digital circuits. The operational pattern of the combinational circuit facilitates the creation of a self healing attribute and ensures the reliability of the digital architecture. The proposed scheme inserts faults randomly into the system at the interconnect levels and fosters to predict its behaviour in response to a fault. The scheme be-hives the formation of a self checking mechanism to aid in the process of analysing the signals at different stages for both stuck at 0 and 1 faults. The design encompasses ways to intrigue the state of the intermediate signals and carries it with steps to rig out the true values at the primary output lines. The Modelsim based simulation results obtained for a decoder designated as the circuit under test emphasize the suitability of the scheme and avail the attributes of an FPGA to exhibit its practical viability.

Download PDF: 
Certificate: 

CHIEF EDITOR

  

           Prof. Dr. Bilal BİLGİN

Call for Papers - 2017

    submit your paper now

   Vol. 07, Issue 03, March 2017

CURRENT ISSUE

 

Article Tracking

IMPACT FACTOR 2016

          4.753

Get your Certificate

Copyright © 2016 International Journal Development Research. All Rights Reserved.