



Full Length Research Article

A HYBRID NEUTRAL POINT CLAMPED MULTILEVEL BOOST INVERTER TOPOLOGY

¹Maalmarugan, J., ²Baskaran, J., ¹Thamizharasan, S. and ¹Yogambari, V.

¹Surya Group of Institutions, 605652, Tamilnadu, India
²Adhiparasakthi Engineering College, 603319, Tamilnadu, India

ARTICLE INFO

Article History:

Received 08th January, 2014
Received in revised form
11th February, 2014
Accepted 15th February, 2014
Published online 14th March, 2014

Key words:

Multi output DC-DC Boost Converter,
Multilevel Inverters,
SHE,
FPGA

ABSTRACT

Multilevel inverters (MLI) have been a suitable alternate to three level inverters in medium/high power applications due to reduced voltage distortion, lesser voltage stress, lower electromagnetic interference (EMI) and improved power quality. The MLI have the distinctive advantage of increased voltage level with reduced switching stress while it suffers from increased power components. In this paper, a new MLI is proposed to nurture the power component count while increasing the number of voltage levels. In this direction, a traditional dc-dc boost converter is tailored with three level neutral point clamped inverters to introduce asymmetric voltages in the dc-link bus capacitors thereby increased voltage levels in the output terminals. For simplicity, the operating modes of the proposed inverter are studied using Selective Harmonic Elimination (SHE) and the same is simulated in MATLAB platform. The pulse generation methodology acquired through Field Programmable Gate Array (FPGA) that used to elicit the gating signals for the proposed inverter and is validated with a laboratory prototype of 1KW. The simulation results accorded with the experimental results to facilitate the proposed inverter suitable for renewable energy applications.

Copyright © 2014 Maalmarugan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

INTRODUCTION

Multilevel inverters have been a potential candidate for high power and medium voltage applications due to lesser blocking voltage, low harmonic distortion and low $\frac{dv}{dt}$ (Nabae et al., 1981). There are three benchmark topologies namely Diode clamped or neutral point clamped (Nabae et al., 1981), Flying capacitor (Teodorescu et al., 1999) and cascaded multilevel inverter (Manjrekar and Venkataramanan, 1996; Lai and Peng, 1996; Rodriguez et al., 2002; Malinowski et al., 2010; Rodriguez et al., 2010; Bhagwat and Stefanovic, 1983; Peng et al., 1995; Zheng Peng, 2001; Tolbert et al., 1999). In particular, Diode clamped inverter is the most admired topology for renewable energy applications, but it employ excessive clamping diodes when the number of levels is high. To overcome these drawbacks, several attempts have been made to minimize the power components by introducing a minor modification in the basic topologies (Rodriguez et al., 2007; Franquelo et al., 2008; Bernet, 2004; Rodriguez et al., 2005; Franquelo et al., 2006; Zhong et al., 2006; Tolbert et al., 1999; Dixon and Moran, 2006; Song et al., 2009). Several attempts have been made to bring a new innovation in

multilevel inverter and its control strategies (Carrara et al., 1990; Sinha and Lipo, 1997). In this way, Multi-output DC/DC converters have been adopted due to their feasibility in the power conversion mode (buck/boost operation) that incorporated with MLI topologies (Zhong et al., 2006; Meynard and Foch, 1992). Several dc-dc converter configurations require bulky transformers to supply the utility loads that leads size and cost of the total system is increased. Later, new arrival of multi-output DC/DC converter is constituted by single-inductor and few power components whose outputs can be connected in parallel or series (Ramkumar et al., 2012). Out of these configurations, series type dc-dc converters are capable of reducing the dependency of DC-link voltage balancing and power factor of the load. Diode clamped MLI cannot balance their upper DC-link capacitors when supplying higher power factor loads. Further, there is a chance to bring an advancement in the power quality of a MLI by charging the DC-link capacitors asymmetrically that facilitates the utilization of quality advantage of asymmetrically supplied DC-links. The modulation method adopted for multilevel inverter is quite challenging as it is derived from three level modulations. All carrier modulation strategies is derived from phase disposition techniques developed by Carrara et al, where for an 'm' level inverter, m-1 carriers of same frequency and constant magnitude that

*Corresponding author: Maalmarugan, J.,
Surya Group of Institutions, 605652, Tamilnadu, India

are arranged to occupy contiguous bands between +V, and -V (Carrara et al., 1990; Sinha and Lipo, 1997). These carriers can be disposed in three ways (i) Alternative Phase Opposition Disposition (APOD), where each carrier is phase shifted by 180° from its adjacent carriers. (ii) Phase Opposition Disposition (POD), where the carriers above the reference zero point is out of phase with those below the zero point by 180°. (iii) Phase Disposition (PD) where all carriers are in phase. These modulation schemes involve high frequency switching and poor utilization of dc-link voltages. Few decades back, PWM based on axis conversion that utilizes effective utilization of dc-link voltages and improved performance indices than conventional methods (Carrara et al., 1990; Sinha and Lipo, 1997). There is any way of controlling the output voltage and harmonic magnitude through SHE that involves fundamental switching and have lesser switching loss. Hence in this study, SHE is used to control the proposed inverter. This paper proposed a novel, generalized single-inductor multi-output DC-DC MLI topology. This configuration has the advantage of different voltage magnitude across the capacitor dividers thereby increasing the number of voltage levels at the output for the same number of devices used in conventional three level neutral point clamped inverter.

Proposed topology

A generalized circuit for multi-output dc-dc MLI topology is portrayed in Fig.1. The circuit is formulated by dividing the output of classical dc- dc converter to produce asymmetrical multi-output through clamping circuit and then integrated with diode clamped MLI. The proposed topology has the merit of charging the dc-link capacitors with unequal voltages. For simplicity, a seven level inverter is shown in Fig. 2. To explain the operation of proposed inverter, the analysis is performed in two sections, first one with multi-output dc-dc converter and later diode clamped inverter. Figs. 3 to 6 show the operating mode for charging and discharging behavior of the dc-link capacitors. Fig. 7 shows the timing diagram for operating modes of multi-output dc-dc converter. To illustrate the charging/discharging behavior of dc-link capacitors, the period ‘T’ can be divided into three sub-intervals, where ‘T’ is the switching period of dc-dc converter. $\delta_m, \delta_1, \delta_2$ are the duty cycles in each sub-intervals. In first sub-interval (0-T/3), the inductor is charged with dc source through switching, the switch S_m for a duty interval of 60% of T/3 while the capacitors C_1 and C_2 are discharging as shown in Fig. 3.




Fig. 1. Generalized multi output dc-dc MLI topology




Fig. 2. Power circuit for seven level inverter




Fig. 3. Operating mode 1 (a)- Inductor charging/ capacitors (C1, C2) discharging




Fig. 4. Operating mode 1 (b)- Inductor discharging and capacitors (C1, C2) charging




Fig. 6. Operating mode 2- Inductor discharging and capacitor C1 discharging and capacitor C2 charging




Fig. 7. Timing diagram




Fig. 8. Mode diagram for synthesizing level V_1

In the same sub-interval shown in Fig. 4, the capacitors get charged through inductor and dc source when the switch S_m is kept open for a duty interval of 40% of $T/3$. Mode 2 shown in Fig. 5 is initiated between $(T/3)$ and $(2T/3)$ that identical to mode 1 only when S_m is in open condition. Mode 3 seen in Fig. 6 is between $(2T/3)$ and T , the inductor is in discharging mode, capacitor C_1 is discharged and C_2 is charged. Fig. 8 shows the operating mode for extracting the capacitor C_1 voltage to synthesize the voltage level V_1 by switching the switch S_{a1} , S_{a2} and S_{b2} .

Table 1. Comparison of topologies for 7 level

| Multilevel Inverter Structure | Cascaded H-bridge | Diode clamped | Flying capacitor | Proposed Topology |
|-------------------------------|-------------------|---------------|------------------|-------------------|
| Main switches | 12 | 12 | 12 | 10 |
| Bypass diodes | - | - | - | 6 |
| Clamping diodes | - | 12 | - | - |
| DC split capacitors | - | 3 | 3 | 2 |
| Clamping capacitors | - | - | 12 | - |
| DC sources | 3 | 1 | 1 | 1 |
| Total | 15 | 28 | 28 | 19 |

Simulation Results

The proposed topology is simulated for seven level inverter in Matlabr 2010b with simulation parameters: $V_{dc}= 100V$, $R_L=100\Omega$, $L- 106mH$, $\delta_m= 60\%$ (for S_m), $\delta_1 = \delta_2=20\%$ for (S_1 and S_2) and $\alpha_1= 16.58^\circ$, $\alpha_2= 42.81^\circ$, $\alpha_3= 68.2^\circ$. The main objective is to propose a topology with reduced components and for simplicity, fundamental switching strategy (SHE) is used to test the feasibility of the proposed inverter. The dc-link voltages across capacitors (C_1 and C_2) are shown in Fig. 9. The output voltage waveform for the proposed inverter is shown in Fig. 11.




Fig. 9. Dc-link Voltage across for (a) capacitor (C_1) (b) capacitor (C_2)




Fig.10. Output voltage waveform

Experimental Results

The experimental setup for the same used in simulation is displayed in Fig.11. The power circuit is constituted by using MOSFETs (IRF 840), clamping diodes (BYQ 28E), capacitors value of 1000uF and inductor ($L=100mH$). The gating pulse generation methodology is utilized to generate the gating pulses required for the power devices involved in the laboratory prototype (Ramkumar *et al.*, 2012). The gating signals for multi-output dc- dc converter and asymmetrical diode clamped inverters are shown in Fig. 12 and Fig.13. The output voltage waveform is displayed in Fig.14 and its output voltage spectrum. Fig. 15 represents the load current waveform that shows the proposed inverter works well for inductive load.




Fig.11. Experimental Setup




Fig. 12. Gating pulses for multi-output dc-dc converter




Fig. 13. Gating pulses for diode clamped inverter




Fig. 14. (a) Output voltage waveform (b) Harmonic spectrum




Fig. 15. Load current waveform

Conclusion

A new topology for multi output boost diode clamped inverter is proposed in this paper. Using this circuit, the capacitors are charged with asymmetrical voltages thereby synthesizing the more levels in the load voltage with reduced power components in par with conventional neutral point clamped inverters. This adventure engenders a new avenue to bring various innovations in the multilevel boost inverter family.

REFERENCES

- Nabae, A., I. Takahashi, and H. Akagi, "A new neutral point clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. 17, pp. 518–523, Sept./Oct. 1981.
- Teodorescu, R., F. Blaabjerg, J. K. Pedersen, E. Cengelci, S. Sulistijo, B. Woo, and P. Enjeti, B, "Multilevel converters a survey", Proc. Eur. Power Electron. Conf., Lausanne, Switzerland, 1999.
- Manjrekar, M. and G. Venkataramanan, "Advanced topologies and modulation strategies for multilevel inverters," in *Proc. IEEE PESC'96*, vol.2, Baveno, Italy, 1996, pp. 1013–1018.
- Lai, J-S. and F. Z. Peng, "Multilevel converters – a new breed of power converters," *IEEE Trans. on Ind. Appl.*, vol. 32, No. 3, May/June 1996, pp. 509–517.
- Rodriguez, J., J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- Malinowski, M., K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- Rodriguez, J., S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- Bhagwat, P. M. and V. R. Stefanovic, "Generalized structure of a multilevel PWM inverter," *IEEE Trans. on Ind. Appl.*, vol. IA-19, No.6 Nov./Dec, 1983, pp. 1057–1069.
- Peng, F. Z., J. S. Lai, J. McKeever, and J. Van Coevering, "A multilevel voltage-source converter system with balanced DC voltages," in *Proc. IEEE PESC'95*, Atlanta, GA, June 1995, pp. 1144–1150.
- Zheng Peng, F. "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, pp. 611–618, Mar./Apr. 2001.
- Tolbert, L. M., F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Appl.*, vol. 35, pp. 36–44, Jan./Feb. 1999.
- Carrara, G., S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: A theoretical analysis," in *Proc. IEEE-PESC '90 Conf.*, 1990, pp. 363–371.
- Sinha, G. and T. A. Lipo, "A new modulation strategy for improved DC bus utilization in hard and soft switched multilevel inverters," in *Proc. IEEE-IECON '97 Conf.*, vol. 1, 1997, pp. 670–675.
- Rodriguez, J., B. Wu, S. Bernet, J. Pontt, and S. Kouro, "Multilevel voltage source converter topologies for industrial medium voltage drives", *IEEE Trans. Ind. Electron. (Special Section on High Power Drives)*, vol. 54, pp. 2930–2945, Dec. 2007.

- Franquelo, L. G., J. Rodri'guez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives", *IEEE Ind. Electron. Mag.*, pp. 28–39, Jun. 2008.
- Bernet, S. "Tutorial: MultiLevel converters", in *Proc. Power Electron. Spec. Conf. (PESC 04)*, Aachen, Germany, Jun. 20, 2004.
- Rodri'guez, J., S. Kouro, and P. Lezana, "Tutorial on multilevel converters", in *Proc. Power Electron. Intell. Contr. Energy Conserv. (PELINCEC 2005)*, Warsaw, Poland, Oct. 2005.
- Franquelo, L. G., J. I. Leo'n, J. Rodri'guez, S. Kouro, and P. Lezana, "Tutorial on multilevel converters", in *Proc. 12th Int. Power Electron. Motion Contr. Conf. (EPE-PEMC 2006)*, Portoroz, Slovenia, Aug. 30–Sep. 1, 2006.
- Zhong, D., L. M. Tolbert, J. N. Chiasson, B. Ozpineci, L. Hui, and A. Q. Huang, "Hybrid cascaded H bridges multilevel motor drive control for electric vehicles", in *Proc. 37th IEEE Power Electron. Spec. Conf. (PESC '06)*, Jun. 18–22, 2006.
- Meynard, T. A. and H. Foch, "Multi-level conversion: High voltage choppers and voltage-source inverters," in *EEE PESC'92*, Toledo, Spain, June 1992, pp. 397–403.
- Tolbert, L. M., F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives," *IEEE Trans. Ind. Applicat.*, vol. 35, pp. 36–44, Jan./Feb. 1999.
- Meynard, T. A. and H. Foch, "Multi-level choppers for high voltage applications," *EPE J.*, vol. 2, no. 1, pp. 45–50, Mar. 1992.
- Dixon, J. and L. Moran, "High level multistep inverter optimization using a minimum number of power transistors", *IEEE Trans. Power Electron.*, vol. 21, pp. 330–337, Mar. 2006.
- Jang-Hwan, K., S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage source inverter," *IEEE Trans.*
- Song, S. G., F. S. Kang, and S.-J. Park, "Cascaded multilevel inverter employing three-phase transformers and single dc input," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2005–2014, Jun. 2009.
- Ramkumar, S., V. Kamaraj, S. Thamizharasan, S. Jeevananthan, "A new series parallel switched multilevel dc-link inverter topology", *International Journal of Electrical Power & Energy Systems* Vol.36, pp. 93-99, 2012.
